Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How a cell delay characterization is related to endcaps/fillers

Status
Not open for further replies.
V

varunreddytrml

Newbie level 2
Joined
Apr 17, 2010
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
hyderabad
Activity points
1,294
Can any one explain why we add end caps? and how is it related to cell characterization ??
 

at end of every std. cell row we need to tie N-well with VSS and PWell with Vdd. for this purpose end cap cells are used.
 

    V

    Points: 2
    Helpful Answer Positive Rating
During IC manufacturing the end of row will not have the proper diffusion required for a transistor to perform according to that PVT.
So they just put end of row cells so that there is no logic sitting there.
 

    V

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top