Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

finding registers in RTL or gate level design with associated clock

Status
Not open for further replies.
T

tariq786

Advanced Member level 2
Joined
Feb 24, 2004
Messages
562
Helped
67
Reputation
134
Reaction score
53
Trophy points
1,308
Location
USA
Activity points
3,048
Hi guys,

Assume i have RTL OR synthesized gate level netlist of a multi-clock design.So the design has clock domain crossings (CDC).

Is there a way, i can get all the flip flop/Registers in the design and their associated clock?

Any idea?
 

I do not know a straight forward method, but while synthesizing, the tool (DC) would spit out what flops are being synthesized. you can then use this info and write a TCL script to report all the corresponding clocks..
 
i dont have spyglass tool. Suggest any synopsys,cadence or opensource tool
 

Cadence has a CDC tool - Conformal CDC you may want to try that. But if your at synthesis stage a small TCL would be fast.
 
report_fanout -from your clock source through hierarchy to leaf cell.
 
i think this would still not catch all the registers, if you have clock going through some mux select..
all registers which were to get the clock depending on the mux select will not be reported. Pls correct me if wrong
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top