Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I did that by redusing the Vc to a lower voltage say 0.1V. This will reduce the Rs power dissipation to 1/10
To do that, I configure the error amplifier by connecting a 7k5 resistor from VFB to VREF and a 2k4 resistor
from VFB to COMP. When you have done that, the output of the error amplifier...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
