Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi there,
Is there any body who download public pad frame from MOSIS and stream in cadence when NCSU design kit is installed. I download the public pad frame(TSMC 0.24) and stream in. Everything looks fine. But when I instantiate in my design library. I can not see all the layers. It seems to...
cadence + skill + help
Hi everybody,
Recently, I have been learning Cadence SKILL. I experience the followiing problem. If you happen to know this, would you please give me a hint. Thank you.
1.How to delete thoes varaibles created by the procedure from last run?
During debug period, the...
sram layout
I am doing a layout for SRAM. Each cell has six transistors. I finished the layout for a single cell. I understand that I can flip the cell in such a way to share the well and diffusion to make the layout more compact.
But the problem, will there be any latchup problem after it is...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
