Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
as the attached shot shows; I am not getting voids around vias on other nets !!
Any one seen this before ?
Please help!
Thanks so much
email address is removed
Can someone help me figure out why Altium disconnects my plane from the net I already assigned it to ??? Specially split planes; I mean that is a pain in the a$$ to redo !
Please help !
Thanks so much.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.