Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello guys,
I am new in field of processor design.
currently I am researching memory design part so I was wondering this. Is there some tool that on the market that is used for automatic HSPICE netlist generation. for example automatic hspice netlist generation of L1 cache. for example GUI...
Hello guys,
I am new with HSPICE and I started with 6t transistor cell design.
I used this code for simulation of sram cell
"SRAM cell 6T
.LIB "ptm_16nm.lib" predictive_16_lp
.LIB "ptm_32nm.lib" predictive_32_lp
.lib ".\Libraries\ptm_16nm.lib" predictive_16_lp
.lib...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
