Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by zkkbmy

  1. Z

    where can I find linux software

    ftp://Linux:Linux@ftp.321211.net Many software are on this site.pls try it.
  2. Z

    Linux for IC 5.1.41 ?

    Redhat ES3 is the best Linux ver for ic5141. It is used in our company.
  3. Z

    Books or examples for Mixed-signal spice simulations

    Mix-signal simulation is highly depend on the simulation tool. The ADMS of Mentor Graphics is very good mix-signal tool. It is powerful and simple. If you have the software ADMS, these documents of ADMS_gs.pdf and ADMS_ur.pdf can help you to do mix-signal simulation.
  4. Z

    Questions about CMFB loop

    CMFB 1.Cut off a loop shall be keep the load effect as before cut off this loop, that mean the DC value shall be keep as before. 2. The better cut off node in the loop is the side of the node is the lowest output resistor and the other side of the node is the highest input resistor. 3. I think...
  5. Z

    What are the criteria for designing a biasing circuit?

    Biasing circuit Generally the biasing structure is a current mirror and the biasing current shall be PTAT current!
  6. Z

    which bandgap structure is better

    A is better than B for B is unstable! B is a positive feedback!
  7. Z

    How to do DC analysis of open loop OTA

    dc analysis of OTA In gray's book, the last chapter discuss how to design full differential OPAM. I think it will help you to chose the vcm of the OTA.
  8. Z

    wats latch up in case of nwell cmos

    latch up means there is a positive feedback has been occured.Most time latch up means thatthere is a PNPN structure which has been triggered and then there is big current flow from VDD, the chip will be brocken
  9. Z

    how to measure the input/output common mode range

    As pillar_chen write, first you shuold build the opam as a voltage follower ,second chang the input dc voltage of the follower and do ac simulation under diffirent dc voltage, last you will find out that when the input dc voltage lower or higher than two certain voltages, the follower can not...
  10. Z

    Analog Layout and Digital ?

    When you do some signal analog layout, the matching and shielding should be considered, and when you do some power analog layout, the safe of the device should be considered. By the way many tools can help you do some digital layout but analog layout design is a art which more depend on the...
  11. Z

    Help me!(Design of 10 bit DAC)

    I think the book-CMOS DATA CONVERTERS FOR COMMUNICATIONS can help you! you download this book in edaboard. hope it can help you.
  12. Z

    Doubts about current consumption of 10bit DAC

    DAC doubt? 5 LSB use thermometer code and 5 MSB use binary code, i think which is a good trade-off!

Part and Inventory Search

Back
Top