Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by zgz1983

  1. Z

    how to use spectre of Cadence for post-simulation after LPE

    spectre post simulation Hello Now I have done lpe for the layout, then I get the netlist of SPICE.DAT. I use spectre for simulation. But I don't know how to use it for post-simulation after I get the netlist. Can you help me, or please give me some usefull way to simulation the netlist...
  2. Z

    Spectre netlist with HSPICE

    How can your Spectre accept HSPICE netlist with the "lang=spice" instance ?
  3. Z

    how to use the calculator of Cadence software

    Thank mydreamhouse and mince very much! Is there any document for using calculator? I need the documents, can anyone help me? thanks!
  4. Z

    how to use the calculator of Cadence software

    Hi everyone: I use Cadence to simulate the analog circuits, and the calculator is very usefull, but i can not use it. for example, when in ac analysis, how to see dB. Can anyone help me? Thanks!
  5. Z

    PROBLEM IN CADENCE TOOL PLEASE HELP ME...

    Hi prashanthsree I have installed the Cadence software, but I can't use the Verilog-A and can't open the CIW. How can I use the Verilog-A? Besides, Can you e-mail me the Cadence tutorial? my e-mail: zgz1983@126.com thank you!
  6. Z

    How to choose the W/L of output stage

    I think you can make Rout=Rload.
  7. Z

    References about digital DLL and a Verilog model

    about dll design Hi arsenal how can I use your verilog model of dll? Thank you!
See more

Part and Inventory Search

Back
Top