Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Zeng Jie-jun

  1. Z

    How to calculate DIE size?

    I think estimation means it is not quite correct. and this data is only for other team's reference. RAM die size can be getten from RAM specification and congestion factor is not consided. Gate count is caculated with 2-nand area and synthesis area addition congestion (from other projects...
  2. Z

    Suggest me some projects on FIFO

    fifo? You can search "FIFO design" by google, There are many pervious topics and many materials about FIFO are provided. SNUG has some excellent papers for this.
  3. Z

    Anyone use 90nm tech?

    It's no difference for timing margin consideration.
  4. Z

    A Basic doubt on AMBA.......

    ONCHIP bus means the interconnection with modules in a chip, like AMBA, BVCI. OFFCHIP means a connection with different chips, like SPI,I2C etc.
  5. Z

    VERIFICATION METHODOLOGY

    smart queue in vera I don't think it's a methodology question. The first case, memory space is required to store the data. but for second, not needed. For verification protocol, these two are ok.
  6. Z

    regarding multi cycle path

    It depends on your design function.
  7. Z

    What's the business model for IP cores company?

    IP cores company Yes, I think IP cores is a big opportunity for new company. Now the biggest companies dominate the IC market, but these companies lack innovation. and they will purchase many IPs for other IP cores company. but in other side, there are many IP design companies in the world...
  8. Z

    who can give a overview of IP market

    There are many IP vendors. and depend on what you want. But the IP quality is most important. ARM is the biggest IP vendor in the world.
  9. Z

    How to generate sdf file using RTL Compiler?

    cadence write_do_lec Cadence synthsis tool. Help from command line.
  10. Z

    how to avoid unknown state during post simulation?

    It should be dealed with two different cases. 1. Real violation, debug and find the reason to cause x and solve it. 2. No a function issue and only the simualtion cause it. --- disable it to transfer to next stage. there is a xfilter parameter register in some library, you can set xfilter = 1 to...
  11. Z

    gate level simulation,system validation

    Gate level simulation: check the function on netlist with timing information. System validatin: Maybe the post silicon test. check the function on real chip.
  12. Z

    Please shed some light on "Post Silicon Validation&quot

    Re: Please shed some light on "Post Silicon Validation& Like the chip level simulation, should understand spec well. To check the function and performance for your chip. The early stage, only run the tests for all the modules without OS.

Part and Inventory Search

Back
Top