Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Most SOC designs adopt bus architecture to connect modules. All data traffic are dispatched by bus handler, therefore the timing path between modules are isolated. So once you can manage the false paths inside module and at the module interface, there is nothing to worry. However, if you are...
This is independent to simulators. The timing model should be defined by in verilog. This question is simply about the concept of concurrency and sequential structure.
All statements inside a always or initial block are processed sequentially and you can only see the final result. That means a...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
