Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi everyone!
I am trying to implement a design in which
- I have to transmit an 8 bit data serially on a pin of FPGA i.e. 10011010.
- Data is to be transmitted at both the rising and falling edge of a signal.
- Moreover, signal is generated whenever an enable pulse is given.
Problem
The...
Hi everyone!
I am new to this forum.
I have not studied the course on stochastics processes. I am currently doing Thesis related to queuing systems. I need some stuff which can help me in properly understanding the queuing systems i.e D/G/1 , G/G/1 etc, along with the formula. I have read the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
