Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by Yuriy_F

  1. Y

    How can I use a vpwlf source with variable for filename in AMS simulator (with UNL)?

    I found the same topic for the spectre simulator: https://support.cadence.com/wps/mypoc/cos?uri=deeplinkmin:ViewSolution;solutionNumber=11366978 https://www.designers-guide.org/Forum/YaBB.pl?num=1395339788 But actions described there not suitable for "AMS Unified Netlister". UNL take the cdf...
  2. Y

    Cadence Virtuoso try to compile every layout to pcell

    Virtuoso try to do this during design saving. But it occur not for all libraries. In what there can be a problem?
See more

Part and Inventory Search

Back
Top