Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by yixiusky

  1. Y

    Hello everyone, I would like to ask one question about LNA for LTE standard.

    I would like to ask one more question. When design TDD LTE receiver, can we use just one wideband LNA? Is there any paper or document published for this one? Thank you very much.
  2. Y

    Hello everyone, I would like to ask one question about LNA for LTE standard.

    thank you very much for your reply, I am really appreciate it. ^^.
  3. Y

    Hello everyone, I would like to ask one question about LNA for LTE standard.

    Hello everyone, I would like to ask questions about Low Noise Amplifier for LTE standard. 1. In the commercial LTE chip, multiple LNAs are adopted which consumes a large area. I wonder why do not use one wideband LNA instead of multi-narrow band LNAs? Are there any technical issues for this...
  4. Y

    why zero-IF architecture is not used in FM receivers

    Could anyone teach me, why zero-IF architecture is not used in FM receivers design ? Thank you very much
  5. Y

    I would like to ask one question about Charge pump loop stability

    Thank you very much ^^ when we put iprobe in the loop, the result is independent of which point we capture. My test bench it same as the attachment ^^
  6. Y

    I would like to ask one question about Charge pump loop stability

    thank you very much ^^ I attach the new schematic here, i replace the white box with one gain stage. And i run loop stability by using the iprobe. However, the result is very strange. And i would like to know whywe need to remove the resistor at FBP to ground? could you please help me? Thank...
  7. Y

    I would like to ask one question about Charge pump loop stability

    Thank you so much ^^ You are right, out put of white box ramps up from VREG to Vpeak (pulse) and the down from Vpeak to VREG. After load cap, it will have DC output VGH. Pulse duty cycle is 50%. I would like to know how can i do modeling for it to run AC simulation? Could you please...
  8. Y

    I would like to ask one question about Charge pump loop stability

    Dear all, i would like to ask one question: As we can see from schematic, there is one loop existed from output to FBP (feedback point). I would like to run AC simulation to check the loop stability. However, the part in white box is discrete signal, so i need modeling it, and then i can run...
  9. Y

    A paper about DC-DC Converter Modelling

    Thank you so much ^^ however, this is not the one i want. Still, thank you veyr much $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$ MOD: NEXT TIME YOU WILL BE BANNED
  10. Y

    A paper about DC-DC Converter Modelling

    Hello, everyone I search a paper really long time, but i still can not find it. $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$ If you have this paper, could you please send to me? Thank you so much ^^ my email is: $$$$$$$$$$$$$$$$$$$$$
  11. Y

    LNA gain and input matching

    Thank you very much when i measure this LNA, i found one problem. In this LNA, there are two VDD pad. One is connect to bias circuit, while another one is connected to LNA core (inductor), as shown in schematic. When i meausre the chip, among all pads, only the VDD Pad (connected to inductor)...
  12. Y

    LNA gain and input matching

    When i measured my LNA, the signal power is low, around -40dBm. So i guess the output level of VNA has no problem.
  13. Y

    LNA gain and input matching

    i include the parasitic capacitors for post layout simulation. These results include the loss of the measurement cables. If exclude, the gain is around 13dB. But the peak gain still in 1.5GHz, shift from 2GHz. my LNA is resistive feedback LNA.
  14. Y

    LNA gain and input matching

    Thank you very much every one. I did more measurement, and i attach the result here. (1) input matching S11 (both magnitude and smith chart) (2) Output matching S22 (both magnitude and smith chart) (3) Gain and NF My LNA design is 1.8GHz to 2.2GHz, the peak gain should appear at 2 GHz...
  15. Y

    LNA gain and input matching

    Hello everyone I would like to ask one question I designed one LNA works frome 1.8 to 2.2 GHz. After meausrement, the input and output matching are ok, but the gain shiift to 1.5GHz. I could not think the reason. Could you help me? Thank you very much.
See more

Part and Inventory Search

Back
Top