Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi all,
Has anyone ever encounter the problem that huge amount of noise brought by varactor bank control logic? I tried to switch on/off the AMOS varactor bank by changing the S/D node voltage between 0 and Vdd directly. So the control logic is directly connect to varactor S/D node, not switch...
Hello all,
I'm having a problem with IBM CSOI7RF when doing LVS. IBM offers an extra node x to represent the substrate of SOI transistor and it has a internal substrate model in schematic simulation. So I just float or connect it to GND in schematic simulation. However, Assura LVS also...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
