Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I'm having problems simulating a project with mixed HDL (vhdl & verilog) I have RTL source code in both VHDL and Verilog, I get the *.ncd file from ISE implementing the design; then I get the *.sdf file and the net list running netgen tool, also I get the compiled libraries running compxlib...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
