Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by yfluo2004

  1. Y

    IGBT turn on transient issue

    The schematic is attached, the simulation waveform shows that the Ic (the top one is the voltage across a 1Ohm resistor which represent the current)begins to increase before the Miller plateau, while the measurement shows the Ic begins to increase after the Miller plateau. I think the drive...
  2. Y

    IGBT turn on transient issue

    Thanks Varunkant2k. So, you mean larger miller capacitance is observed when IGBT enters the saturation region, and thus it takes longer time to charge Cgc and maintain Vge. This make sense. But since Vge will first reach Vth and the IGBT can conduct Ic before it enters the miller plateau, I do...
  3. Y

    IGBT turn on transient issue

    Hi, I am a beginner on IGBT. I met a problem when I verify the IGBT turn on threshold with measurement. From the theory, in the turn on transient, the driver circuit charges Cge in the beginning so that Vge increases. As Vge reaches Vth, Ic begins to increase, then because of the Miller...
  4. Y

    PT variations in comparator hysteresis

    Hi, I am designing a comparator to achieve a specific hysteresis requirement. But the hysteresis variation across the process corners and temperature is large. The comparator structure is based on that in Phillip E. Allen's book using the cross coupled PMOS load. I tried the constant-gm...
  5. Y

    a question about defining layer in HFSS

    Thank you, shlomo22! I have resolved this problem. YLuo
  6. Y

    a question about defining layer in HFSS

    Hi , I am currently using HFSS to import the Cadence .gds file and verify the performance of the device. But could anyone tell me how to define the layer materials in accordance with the imported model? In the Cadence technology library, I found some files such as *.lay, *.slm, *.tf and...
  7. Y

    how to extract device model from Cadence to HFSS?

    Hi, I am a beginner of HFSS. Currently I met a problem about the model extraction between Cadence and HFSS and was wondering if anyone could give me help. I want to first extract a device model in Cadence such as an inductor to HFSS and simulate it in HFSS because I don't trust the model at...
  8. Y

    a question about the BER determination in a SerDes circuit

    Hi, I am currently designing a Serdes chip including the multiplexer, PLL; demultiplexer, CDR. But I am not sure about how to determine the component parameters according to the BER requirement. Here is my idea: First, the Serdes needs satisfy the BER requirement, for example, smaller than...
  9. Y

    phase noise simulation of the frequency divider in a PLL

    Thanks, Erikl. Now I have no problem with that after set a swapfile. YLuo
  10. Y

    phase noise simulation of the frequency divider in a PLL

    Hi, saro_k_82, Ok, I will try that. And one more question, have you ever met the problem of "Insufficient memory available" during the divider phase noise simulation? Currently I am simulating a prescaler divider with divide factor 125 and the ideal input signal at 10GHz. The fundamental...
  11. Y

    phase noise simulation of the frequency divider in a PLL

    Hi, saro_k_82, Thank you for your answer. I think your solution is for the divider composed by D flip-flop which is formed by several /2 divider. If I use a prescaler to form a programmable divider. Will the method be the same to simulate the phase noise of this kind of divider? Thank you. YLuo
  12. Y

    phase noise simulation of the frequency divider in a PLL

    Hi, I am simulating the phase noise contribution of each component in a PLL and met a problem about the phase noise simulation of the frequency divider. I checked the website, many papers talked about how to modeling the phase noise of the frequency divider, but seldom talked about how to...
  13. Y

    how to describe the magnitude of a transfer function

    Hi, Currently I am trying to write a code in Matlab to calculate the magnitude response of a combination of some transfer functions for example, as follows: assume H(s)=1/(s^2+3s+2); Y(s)=1/(2s^2+5s+3); then, I want to know the magnitude response of G(s)=Y(s)*|H(s)|^2; Could anyone tell me...
  14. Y

    a VerilogAMS modeling problem

    Hi, Currently I am using verilogAMS to model my PLL in cadence. But after I finish the VerilogAMS code and save it, an error window jumps out saying "cannot find ncvlog executable from your path. Please update your path to point to the correct executable or use vmsNcvlogExecutable variable to...
  15. Y

    problems about transfer function of TX and RX

    Hi, I currently designed a transmitter and a receiver. The transmitter includes a multiplexer such as 4 to 1, and a PLL supplying the clock. The receiver includes a CDR and a 1 to 4 DeMultiplexer. Does anyone know how to write the transfer function of such TX and RX? And can I simulate the...
See more

Part and Inventory Search

Back
Top