Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi all,
When the Digiatl PLL works, it will generate high output freq based on the locking input freq. I'm currently studying about it. My big concern is WHAT characteristics make the output freq stable. And HOW the PLL will handle that work?
Anyone knows about it, plz explain. Thx in advance!
accumulator based dco
Thx for your help.
i read through the pdf and found the Fig6 (Detailed block diagram of DDS) quite difficult to understand how Accummulator DCO work. There is one thing i'm still confusing:
How does the number K added in adder in every clock help to decrease the...
accumulator dco
Can anyone understand how Accumulator type DCO work? I just simply know DCO using accumulator with Adder N-bits and the number K, which is the number being added into adder at every clock in order to generate the desired frequency. Actually, i don't understand how it can...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
