Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: Main Role of Straps in electronic montage, some articles about it ?
Thank you very muth for your answer,
What I'm trying to study is how to put straps in an electronic design to insure that we have the optimal Output/Input.
For exemple in the following design...
Dears,
I want please to know about the role of "straps" in an electronic montage.
Also can you please to help about some articles concerning this phenomenon ?
Thanks in advance !
Hello everybody,
I need informations about SATA interfaces, can anybody help me please ? (It's very urgent for me), Thank you in advance
The informations that I need:
- SATA interface with CPU (registre interface..... AXI, APB)
- Interface with memory (AXI, OCP...
Hello everybody.
I m new in the domaine of Microelectronics, and I want to learn about SATA, I did not find in the internet interesting informations about this subject, can u help me with documents wich cover some aspects of that:
SATA
· Describing the detail microarchitecture
o...
Hi everybody,
I have a question about The gain_bandwidth produit: what kind of information does this product give (concerning performance, power dissipation ...)
Thank you in advance
Hello everybody
Can anybody tell how to find an ideal 4bits ADC in ELDO ? I have find the 8bits one but I don't know how to use it, and what should I give in input and CLK ????
Thank you for your response
Hello everybody
Can anybody please tell how to calculate dynamic performances for a DAC with simulation (by Cadence for exemple) ?? Thank you in advance
Hi,
Here is my nitlist: the .cir file. U find enclose a screenshot of the simulation result that I have obtain
* Component: $Projet_0/default.group/logic.views/cell_1 Viewpoint: eldonet
.INCLUDE $Projet_0/default.group/logic.views/cell_1/eldonet/cell_1_eldonet.spi...
Hello everybody,
I am trying to simulate a CMOS inverter with transient analysis using BSIM4 Berkley Model in ELDO, but the simulation result that I found is a Follower (nearly the same curve than the input). Could anybody tell me why I have this problem with BSIM4v4? I have tried BSIM3v3...
Hello Everybody,
I have a question about the notion of Level: for exemple we find thar some models works in PSPICE with a Level=7, and in HSPICE with level=56, and in ELDO with Level=72, why this difference of levels ? and what is the impact of chosing the level name for some models ...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.