Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Is timing difference from different clock domains?
SDF represents worst timing arc, but rspf can be used by delay calculator to compute multiple timing arcs between two nodes, especially for crossing region of different clock domains.
For STA, we only trust in rspf results.
floorplan
FE or floorplan manager to do floorplan; IE to place block; SE to P&R;
Voltagestorm or Arcadia to analyze power rail; Celtic to analyze crosstalk and electromigation;
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.