Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by yakyao

  1. Y

    Schottky diode in CMOS process

    Hi, my understanding for the additional mask NOPLDD in XFAB process is to increase the break down voltage (19V), the NOPLDD is used to prevent the LDD form together with P+ guard ring.
  2. Y

    How to get a fixed timesetp in hspice?

    maybe it is the problem of the circuit
  3. Y

    Analog Simulation Software?

    workview + Hspice is a good combined tool
  4. Y

    How can I simulate a big circuit with paracitic resistors

    I do not think starsim is a good tool. The speed is slow when simulate the mixed circuit.
  5. Y

    how to plot open-loop gain vs frequency

    maybe the DC bias is wrong
  6. Y

    How to size the pMOS and nMOS in NOR NAND XNOR gates?

    nand using nmos and pmos rule of thumb the ratio w/l pmos : w/l nmos = un/up
  7. Y

    How to simulate the ac performance of fully differential opa

    Thanks first. How to simulate the ac performance of fully differential opa with dicontinuous common feedback? :cry:
  8. Y

    comparison of CMOS and BJT

    in power circuits, the control part can be design by cmos, and the driver part using bjt

Part and Inventory Search

Back
Top