Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by yakinlu

  1. Y

    Is FM radio digital or analog ?

    fm radio An FM tuner and demodulator chip will be added to mobile phone to receive FM radio. Such as TEA5761 of philips.
  2. Y

    Need solution manual to Digital Communications by PROAKIS

    Re: digital communications solution manual about rules of points: https://www.edaboard.com/points.php
  3. Y

    which is the best book in digital communication?

    barry lee digital communication I think Pokis's Data communication is the best!
  4. Y

    about COFDM demodulator

    Who can introduce about chip of COFDM demodulator. Is it expensive now ? Or it has been merged into one SOC chip with MPEG_2 decoder and other backend chips. Who can give an architecture of COFDM demodulator?
  5. Y

    Why currently Verilog is hotter language than VHDL ?

    verilog vs vhdl https://www.angelfire.com/in/rajesh52/verilogvhdl.html maybe helpful for you
  6. Y

    verilog1995 or verilog2001

    I use verilog2001, most of tools have supported verilog2001 now! When you use always @*, you can neglect sensitivity variable, it's very convenient.
  7. Y

    who can introduce fix point simulation with simulink?

    I am now develeping Cofdm demodulator! And I want to build fixed point model with simulink! Who can introduce fixed point simulation of simulink? Thanks
  8. Y

    linking simulink output with m-file input

    You can try with S function!
  9. Y

    AWGN channel model in Verilog

    I‘m need it too。can u analyze code as following： *******************************************************************************/ /******************************************************************************* The module generates noise,using downlink m-sequences. The x sequence is...
  10. Y

    How to implement interpolation using verilog coding

    iinterpolation verilog interpolating zero first and filtering.u can simulate with matlab first using simulink,then coding as the architecture as matlab.
  11. Y

    anybody can explain carrier recovery and timing recovery

    Can anybody explain carrier recovery and timing recovery of DQPSK. I kown there are component as: PED,LOOP filter,NCO and complex multipler. What kind of architeture of both carrier recovery and timing recovery of DQPSK?
  12. Y

    what is hot-topic in digital design now?

    wirless communation/DTV/DAB/SOC is hot.
See more

Part and Inventory Search

Back
Top