Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi Lokesh,
When you see your schematic there are two seperate ground connections.
1. VSS connection
2. gnd connection
If you check the gnd connection it is connected to the capacitor C1 whose one end is conncted to the VOUT and other to gnd and the bulk to the VSS connection.
so there must...
semiconductor companies in hyderabad
Hi,
Can anyone give me the list of semiconductor companies @ hyderabad????
Also the companies which has oppurtunity for analog layout ....
Thanks,
yaasi
Let us consider we have one transitor with Width(w)=5u, Length(l)=2u, Fingers(f)=3, Multiplier(m)=4.
That means you have 4 transistors each with 3 fingers and with w=5u, l=2u for each finger.
If a transistor has 3 fingers then it means that its either S or D are merged and we should connect...
LVS matching error
if u get an error in LVS saying that nets and devices mismatch then check with ur connections properly(for nets mismatch).
Are u working in VXL?if u r working in VXL u shud not get nets mismatch.
Also check with ur device parameters properly(for device mismatch).
Check have...
Layout problem
it is b'cos of the pplus r nplus enclosure of poly is less than the DRC rule.
So draw one rectangle enclosing the poly as specifed by the rule.Rectangle shud be pplus for pmos and nplus for nmos.
once u change the f r w of the device to variable the t.w. changes accordingly rite...
then if u change the w r f to numbers the tool will start adjusting ur t.w. according to the f r w.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
