Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi everybody,
Can anybody explain what's DQS-CLOCK skew in NAND memory?
It's in Synchronous DDR data input.
I understand that the data will input for every rising and falling edge of DQS.
But what's the relationship of CLK and DQS?
Thanks very much!!
sorry it is half bridge inverter. typo error.
the diagram is just like the half bridge inverter picture attached.
except that i substitute the R load with a transformer.
the capacitor blown up just like the second picture attached.:!:
Hi guys!! I'm connecting my new handmade transformer to the load side of an full bridge inverter. But suddenly the capacitor at the lower side of voltage divider explode and the smell is so bad!!
I did not change any input voltage or anything. i just make a new transformer which has higher amp...
Hi all, i am revising on the basic full bridge dc-dc converter.
It's actually pg 618, equation 14.40 of Muhammad H Rashid's book- "Power Electronics Circuits, Devices and Applications 3rd edition".
I've think for such a long time to derive an equation. How can i get Pi=Vs Ip(avg) k? (where...
Hi all, may i know if i use this pspice model to put as centre tapped transformer in my circuit, how can i make sure this transformer can hv turn ratio of 2 and leakage inductance of 16uH??
Thanks very much for all your help!!!!:-D
Hi all, may i know what's the current rating of 33 SWG copper winding wire?
can i refer to this link:https://en.wikibooks.org/wiki/Practical_Electronics/SWG ??
Thanks!!:smile:
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.