Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by xy85061182

  1. X

    How to simulate DFT in Cadence ADE

    Hi,I want to simulate DFT results in a sampling cuicuit. The sampling clock is 4ns,so I set fsig/fclk=127/512. In ADE tran option,I set strobeperiod is 2.048u/512.Will I need to set maxstep,and how much it should be?
  2. X

    ADC input buffer in 0.18um CMOS for 250MHz input

    Hi, I want to driver a Bootstrapped Switch Track and Hold circuit for a 250MHz input,so I use a source follower for high linearity,and use another source follower to dirver the drain,but the SFDR is bad because the third Harmonic is high.Can anybody tells me how to modify the circuit or the...
  3. X

    Help for Boost CPM DC_DC!

    I am designing a Boost DC_DC,detail: 1.VIN=2.5V,VOUT=25V; 2.L=10uH,C=2.2uF; 3.Max current in the ind is 1.3A; 4.EA's inputs are reference and feedback;and the output is 0~1.2V,which is compared to the sample value of the ind current plus slope_compensation; If I ignore other Power...
  4. X

    how to desgin a startup for bandgap reference?

    Maybe you can use a long L NMOS in the startup circuit.

Part and Inventory Search

Back
Top