Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Xxy

  1. X

    Is it compulsory to add RF pad in analog circuit design?

    Hi all, I'm designing layout for CMOS RF power amplifier. And I'm wondering is it compulsory to add RF pads in analog circuit design? can we ignore adding RF pad? If didn't add RF pads, what are the reasons or another way to prove my layout is good enough? Could someone please advise? Thanks.
  2. X

    PAE Graph

    Hi, I've changed smaller step size, but the PAE curve still didn't have much changes. But this time, my question is the x-axis (Pin), I need to get maximum PAE which stay at Pin> 0dBm.
  3. X

    PAE Graph

    Hi, I had designed a CMOS Power Amplifier using Cadence. Attached is my simulated PAE graph, from the graph can see that the maximum PAE is not met at Pin> 0dBm. Is it any suggestion to solve it? Thanks.
  4. X

    How to make PAE graph smoother?

    step size or number of steps?
  5. X

    How to make PAE graph smoother?

    Hi, I'm using Cadence to designed a CMOS power amplifier and I've simulated PAE, but the graph didn't perform a smooth curve. May I know how to setting so that the curve can be plotted more smooth? Thanks in advance.
  6. X

    Cadence: Unable to plot PAE graph

    Hi, I've designed a CMOS power amplifier. I'm unable to simulate PAE graph, I've chosen all the ports, but the bottom part of the direct plot form shows ERROR: /PORT1/PLUS is not a kept output. May I know what is the error means? Thanks. **broken link removed**
  7. X

    Improve Gain of Class E CMOS Power Amplifier

    Hi, may I ask what should i do in order to improve the gain of class E power amplifier? Here I attach with my power gain vs pout graph. Thanks.
  8. X

    PAE of Class E PA (issue with simulation)

    I had ran transient analysis at each node, but the result came out is blank. May I know which part got problem? Can you advise me please? Thanks Can you provide the link or manual regarding steps to check the node voltages and branch currents?
  9. X

    PAE of Class E PA (issue with simulation)

    I had ran transient analysis at each node, but the result came out is blank. May I know which part got problem? Can you advise me please? Thanks
  10. X

    PAE of Class E PA (issue with simulation)

    ya.. that's my problem facing right now. Even though I set until +20dBm, the simulation result came out around -5 to -10dBm only
  11. X

    PAE of Class E PA (issue with simulation)

    This one i set Pin from -30dBm to +20dBm
  12. X

    PAE of Class E PA (issue with simulation)

    The Pin range I set up to 20dBm but it just show until -10dBm.
  13. X

    PAE of Class E PA (issue with simulation)

    Hi, I had designed a CMOS Power Amplifier using two stage class E topology. May I know why my PAE simulation result didn't have saturation point? When I tried to check the transistor work or not by simulating dc analysis, but the IV graph comes out is blank. I also tried to run dc analysis on...

Part and Inventory Search

Back
Top