Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by xusoso

  1. X

    How to add toolbox to simulink?

    how to add toolbox in simulink To install add the directory SDtoolbox and all its subdirectories to the MATLAB Path. Type "SDtoolbox" to start.
  2. X

    CMFB in two stage differential CMOS amp.

    only the fully differential opamp need the cmfb
  3. X

    why sigma delta ADC has two gain errors

    my sigma delta adc has two gain errors , one at positive full scale and another at negative full scale. this deprave the linearity of adc. why the gain error is different at postivie full scale and negative full scale ?
  4. X

    Help needed about fully folded cascode OTA with PMOS input

    Re: Help needed about fully folded cascode OTA with PMOS inp this paper maybe helpful
  5. X

    about hspice command .meas

    .option numdgt=7 measdgt=7
  6. X

    pll loop parameters calculation with matlab?

    try to search on this web site https://www.mathworks.com/matlabcentral/fileexchange/loadCategory.do
  7. X

    help me select a project

    sigma-delta ADC or DAC
  8. X

    What does INL in DAC mean?

    DAC check the allen's book pls
  9. X

    About low noise opamp design!

    if you want to reduce 1/f noise, two techniques can been thought of--chopper and auto-zeroing.
  10. X

    How to simulate the output swing

    yes, sometimes the linearity of op is very important , for example in sigma-delta modulator. So, you should think of the output swing ,but also you should ensure the good linearity of op in the voltage of you concerned. Thus FFT analysis is a good chiose.
  11. X

    If two sheet resistances are parallel, what happens to the total resistance?

    sheet resistance I do not think the effective sheet resistance is important. Sometimes we lay a metal layer on the gate of mos which has a big w. because we want to reduce the resistance of the gate of mos. But we dont care of the value of it.
  12. X

    encyclopedia of electronic circuits

    download yalamanchili introductory vhdl 1. Application-Specific Integrated Circuits (ASICs... the book) Michael John Sebastian Smith 06/1997 On Line 2. Power, accuracy and noise aspects in CMOS mixed-signal design Sanduleanu, Mihai Adrian Tiberiu 06/2004 On Line 3. SystemVerilog Assertions...
  13. X

    Transfer function of op amp....

    a good designed op can been looked as a 1pole op.
  14. X

    How to simulate the output swing

    do fft analyse to the output signal , and get the THD value.

Part and Inventory Search

Back
Top