Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Problem solved.
It seems that Modelsim has some problem to recognize "cnt_reg == xxx". I have to replace this expression with a wire, e.g., head_wire, and "assign head_wire = cnt_reg == xxx" outside of the "always" process.
Why this would happen? Modelsim did too much optimization? or this is...
Dear all,
I've been working with Modelsim SE6.6 for years and all my simulation designs work fine. But today when I immigrate to Modelsim SE 10.1c, they don't.
For example, a process like this:
always @(posedge clk or negedge reset_n)
if(!reset_n)
message_type = 0;
else
if(cnt_reg ==...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
