Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by xuanjie

  1. X

    M0del$im 5.7c Linux installation

    I know that m0del$sim l1cen$e issue has been discussed over and over in this forum. But since my question is specifically related to linux installation, I might just open another topic. Here is my problem: * I have a laptop that has both Windows XP and RH7.3 installed. That seems fine * I...
  2. X

    can license file in solaris be used in linux?

    solaris create hostid file How to check your HOSTID in your linux box, without using any lmutil related command? If I have a funcitonal license.dat for windows, can I use the same license.dat for linux in the same PC? Thanks
  3. X

    Which bus interface is the best in the SoC or IP design? Wh?

    wishbone bus throughput performance Actually, I remember there were some quite interesting debates between point-to-point vs. share-bus topology in the system bus area. They both have pros and cons. It really depends on what kind of architecture you are targeting for. For most of the case, you...
  4. X

    How to see the simulated waveform in debussy?

    novas debssy I tried my best to integrate modelsim 5.7c and debussy 5.1, but I failed. Anyone knows if those two can work together? I am thinking about getting the debussy 5.2 and give it another shot. Here is the problem: (1) I linked everything according to the manual, (2) I opened modelsim...
  5. X

    What is gated-clock technology

    gated clock question Is there any paper to discuss it specifically? I have two major concerns: (1) If I try to develop some RTL code that are friendly to both ASIC and FPGA, how can I resolve the problem that ASIC wants those gated clocks, but FPGA doesn't ? (2) What is gated clock's impact...
  6. X

    How to embed flash and/or EEPROM in MCU ASIC

    books or websites for this? Thanks a lot for your advice. Is there any books or websites that offer good information on this area?
  7. X

    tools for digital ic design in window env

    Re: T@nner's L-Ed!t Thanks of the reply. But it is a stable tool for my ~700K gates design, that has both the Analog and Digital componts?
  8. X

    knoppix Linux Free and Open Source Live Linux CD.

    Knoppix question I tried this knoppix linux in my machine. It has a great interface, bunch of software bundles, and is indeed a good option for linux newbies like me. However, I encountered several problem, and see if you guys have any clues: (1) my cable connection was OK with XP. But it...
  9. X

    intalling Synplify on Linux - a strange message

    Is it true that Syplicity pro 7.2 is for FPGA, and Syplicity 7.2 is for ASIC?
  10. X

    Synopsys Linux GUIs under eXceed

    consider VNC Forget about Exceed. Ever since I used VNC, I've never touched Exceed again.
  11. X

    news:Synopsys VCS Supports 64-bit AMD Opteron for Linux

    VCS in 64bit opeteron machine But did you notice that they didn't offer the benchmark result? What I've heard is that it doesn't boost the performance quite much, if not at all.
  12. X

    How to embed flash and/or EEPROM in MCU ASIC

    I am having some question related to embedding flash and/or EEPROM in my MCU ASIC design. (1) Isn't it true that flash requires a different process technology than CMOS? If that's the case, how can I put flash and the control logic into a single die? (2) Is it true that I can get some kind of...
  13. X

    tools for digital ic design in window env

    What about tools for (1) floor planning, place and route (2) Layout (3) physical verification like LVS, DRC in NT environment?

Part and Inventory Search

Back
Top