Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
verilog arrays
Does Verilog-A support arrays assigment?
Is there a method to assign an array in a single statement.
For example, a<3:0>={1,0,1,0} and suppose 1,0 is a specified level.
Thanks for your help!
NEED YOUR HELP~
Hi,everybody! I got a problem now and need your help! I want to amplify an signal that it’s DC value maybe change, then I add a CAP to get the AC siganl. Next,I want to amplify that ac signal about 20dB. The output is diffrenetial, so I want to let CM level to be 0.9V. VCM is...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.