Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
HI:
I am testing the DDR4 controller, and when using the oscilloscope to capture the write timing, I find that the write timing is obviously abnormal. However, grabbing the read timing waveform is normal and the data read at the same time is correct。
Can someone help me analyze what is...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.