Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
That is quite insightful, thanks!
In retrospect, it does seem like my original code would be an improper use of a case statement. I suppose the priority nature of an if/elsif statement somehow takes care of this issue, but I need to think about it more.
Ok, so I have solved the issue of the long synthesis time, though I'm not sure why.
I sidelined the bit of code I posted originally and moved on to some other areas of my project I needed to work on. I rewrote a rather large if-elsif structure into a case statement for readability purposes...
This is for synthesis only. Implementation actually doesn't take any longer whether this code is generated or not.
I did think it might be something with using two different clocks, but as a test I had both processes use the same clock, but this did not make a difference.
I am using Vivado 2015.4 to synthesize my code. I have a small section of code that I use for debugging and it causes synthesis to take > 30 minutes, whereas, if I don't include this part of the code, synthesis takes about 3.5 minutes. I know from experience that problems like this are hard to...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
