Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by wgthlp

  1. W

    Frequency Domain crossing in NIC 301

    Hi, In ARM NIC 301 (AXI fabric) document, they have a parameter for frequency domain crossing with possibilities as ASYNC , SYNC 1:1, SYNC 1:n etc. I can understand the ASYNC mode where there will be interface between two different clocks frequencies. I don't understand SYNC 1:n / SYNC m:1...
  2. W

    Fixing critical Hold violation

    Hi, I want to know how to fix a hold violation in the scenario where addition of buffer (to fix hold) causes setup violation. Is there any other way to fix this hold violation? Thanks in advance.
  3. W

    Please help to clear this LEC error (Cadence Conformal)

    Thanks for your reply Aravind :) I need more help.. i might be asking very basic.. Do I need to add these commands in .dof file or how do i do it?
  4. W

    Please help to clear this LEC error (Cadence Conformal)

    This is for the first time am running LEC. I encountered an non-euivalent error while running LEC. I am getting following - ====================================================== // Information: Skip the merge of following equivalent pair: (G) 2025 DFF...
See more

Part and Inventory Search

Back
Top