Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I will go ahead and replace the leads at VDD and VCC with caps as suggested
Now i do have limited access to caps at school unfortunately however i have multiple 0.1uF ceramic caps at my disposal so i will use these for now
Ill get back to you to ASAP, thanks again!
If im not mistaken these caps have to be 0.1uF is that right?
Also would i need these caps on the VDD and VSS pins of all counters and decoders i decide to use?
Aside from these caps missing is there anything else that stood out?
Oh I'm sorry i should have mentioned that 7447 was just a sample image I posted to show how I assumed the 4511 chip I was using would have to be connected
However right now I'm attempting to build a single counter alone , I figured it be easier to trouble shoot the input stage first since I...
Attached a detailed image along with a PDF document with more images to help put things in perspective, thank you for helping me troubleshoot this by the way!
Additional attempts have been made to rebuild a single counter however i find the following issues:
When building it on a breadboard:
Oscilloscope picks up nothing but noise on all Q pins, and very rarely you see a pulse form on Q1, however on average 0V are seen on all Q pins
I checked the...
Hello Everyone,
Below is a simple multiplexer design i wanted to implement, please let me know if you see anything wrong with my thought process
Goal:
If a seven segment display shows value 6: output 500Hz tone,
For a value of 7 :output 2kHz tone
or if a value of 8 is displayed: output a...
Thank you for confirming i can leave those pins open. DO you know if there a simple test i can conduct to determine if i might have damaged the devices?
I will try to build this again with the additional 0.1uF caps you suggested and see if this is whats giving me trouble
Now you also mentioned no pins should be left open on CMOS devices due to there current draw which leads the problems you described. When you mentioned this i realized that the...
It was working for a small amount of time but have the following issue:
Initially the MSB counted from 0-9 and reset periodically as if the counter was not working properly . When looking at the q pins the counter seemed to be counting just fine.
Shortly after I turned off the voltage supplies...
Re: [moved] Frequency Synthesizer using CD4046 PLL / Frequency Multiplication
Thank you for explaining and pointing that out! I built a regular counter with the configuration you described and it seems to be working! If you would have not explained the purpose of each pin i would have not...
Re: [moved] Frequency Synthesizer using CD4046 PLL / Frequency Multiplication
Thanks brian I will try it again with the J inputs to GND
What about the LT, BI/RBO & RBI Pins for the CD4511 ?
I realize A much better solution has already been proposed but i am really curios to see how this counter works before i attempt the proper solution in this thread
Would anyone be so kind to helping me with the problem described in the following thread...
Hello I am attempting to set up three cascaded counters each going to BCD decoders and then to seven segment displays. i have one low frequency clock being applied to the clock up signal which i am attempting to count. An additional clock is also being used for the reset line of all counters...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
