Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
set_input_delay
hi
set_input_delay means delay that ideal source to input port delay and set_clock_latency means that we estimate postlayout clock tree latency.
My question is comming.What is the fllowing three command different(I think that first command is the same as third command, true？)...
One Adaptive-PLL problem
Recently i study some PLL papers.
I encounter some questions and try to find some books to know, but has no uses. The problem is that why "loop bandwidth must be at least a decade below the reference frequency in order to avoid instability due to the sampling delay"...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
