Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
spectre noisevec
Hi,
I'd like to integrate a noise source in my schematic netlist. I know the command syntax is like this one :
_vnet (net 0) vsource type=noise noisevec=[???]
Instead of the question marks, I must put some frequency-noise pairs. Does someone have an example because I don't...
spectre ocean script
Hi,
I'm trying to simulate a basic SRAM cell 6T with Cadence Spectre simulator and Ocean script. More precisely, I need to carry out a parametric analysis but I haven't succeeded in. Here's my netlist :
and my Ocean script :
What's the problem? Each time I run a...
cadence calibre post-layout simulation
Hi,
The story begins here : I'd like to simulate an inverter layout. The design has been created with Cadence Virtuoso. I've checked it with Calibre DRC. The technology used is ST CMOS090. In order to validate this final step, I need to run a post-layout...
Hi everyone,
I'm describing an inverter in spice-like language. Transistors definitions are found in 90nm techno library files. And there're some parameters relate to them that I don't know the meaning exactly as "srcefirst", "mult" and "tometer". Can someone explain them? Thanks a lot for your...
Some more questions! It's just all about layout. Can someone explain the meaning of these elements please : a strap (for example NWELL/PWELL strap) ? A well tie ? Thanks alot for your help.
Ok, thanks alot for your helps. It's more clear now to me. Maybe, I'll have another questions. My goal is to generate automatically some netlist in order to simulate components with Cadence Spectre tool. So I need to know the different parameters I can change.
Hi everyone,
I have just few questions. In fact, I'm working with cadence virtuoso in order to create a schematic of an inverter. I use a design kit in 90nm technology. Obviously, I can alter some parameters of transistor as width or length. But, I don't know the meaning of 2 of them ...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
