Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi nitishn,
In fact, the measured output voltage of the regulator is higher than the simulated value. For the oscillator, there is no high impedance node connected to a pin.
Hi Jkatic,
I will try the MC. But there is no resistors in the regulator, the resistors in the schematic is diode connected pmos working in subthreshold. And we have measured about 20 chips, the Vout of the regulator(which is supposed to be 1.8V) is around 1.9~2V for all chips. That is weird.
I have simulated TT FF SS for the regulator and osc with the model in the pdk. I have also simulated TT FF SS FS SF for the osc with a changed model according to the PCM DATA.
Hi,
I am working on the design of some subthreshold circuits based on TSMC 0.18 cmos process. But there is huge difference between the simulation and measured results.
I designed a regulator(power consumption=1uW) based on the subthreshold voltage reference proposed in the paper "A 300 nW, 15...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
