Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by vtmc

  1. V

    Why hold uncertainty is always less than setup uncertainty?

    setup time in ss corner Guess the host is more concerned with the uncertainty than exact value? Anyway...I am also curious about this. Also, if some1 can give insight of the mechanism of setup/hold time, it will be great. @nd floor said something about data/clock to the storage element, I...
  2. V

    Questions about ECOs and analyzing the timing reports in STA

    Re: Reg: STA Not so familiar with STA, however if sizing cells to adjust timing, the whole path needs to be considered. A logic effor point of view should help better with this.
  3. V

    Help me design a 2bit up/down counter using only gates

    Re: updown counter My idea is: First, a DFF with its reverse output feeding back into its data input forms a frequency divider by two. Put two such divider in serial gives you a two bit counter, counting in one direction (the data output of 1st DFF should be connected the the 2nd DFF, and...
  4. V

    how to implement CDMA protocal in ASIC?

    how to implemeny cdma I'd totally agree with the above, as if you want to implement the whole stuff, then RF, mix-signal, digital and even maybe power has to be concerned. However, if you are looking forward to implement the digital parts (in my understanding, just deal with digital data in...
  5. V

    About asynchronous FIFO and dual-port SRAM

    Hi, Thank you all for the help. Guess you are right with the multiple sources of learning and thanks for recommending the websites. BTW, the guy is a principle engr at Qualcomm, so I guess he may be seeing things in a different point of view...I dont know. The interviewers are all nice, but...
  6. V

    About asynchronous FIFO and dual-port SRAM

    Once in an interview, I said I know some concept of asyn FIFO, and was asked to explain. I drew the block diagram and before I started blah blah about how to control under/overflow, the interviewer said, "Stop, how U design the dual-port SRAM? That's the most difficult part.". I was so...

Part and Inventory Search

Back
Top