Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi everyone,
I'm designing an opamp-based beta-multiplier bandgap voltage reference with enable for thesis. However, I encountered a problem when enabling the vref from shutdown state (EN=1) to active state (EN=0). Please see simulation attached below.
As you can see, vref settles at 0.9V...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
