Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by vnagarjun

  1. V

    HSPICE related information

    hiii leo_o2 can you please tell me some information regarding convergence problems?? how does it occur?? and how to overcome those convergence problems??
  2. V

    what wrong with power in hspice?

    hii diod if u want to calculate total power of any design we can directly declare as .power option.. it gives total power for the design.. if u want to calculate leakage power then u can calculate it using p(instance_name)
  3. V

    HSPICE related information

    hii all can any tell me good book for hspice?? plz give me links for those books so that it will be very much useful for my project.. also can any one tell me details regarding convergencr in hspice?? reg transient and dc convergence problems?? any my other question is why does there wont be AC...
  4. V

    How to fix "timestep too small" error in hspice si

    hiii shiowjyh can u plz tell some more information regarding transient convergence problems?? how to overcome those??
  5. V

    required modification

    @teddy... yeah u understood question correctly... but what i'm doing is replacing (inverter and nmos) with pmos as the operation is same... as need a slight modification so that area can be reduced... but my question is will there be any problem with power consumption if i replace it??? i'm...
  6. V

    required modification

    i mean replacing inverter and nmos with pmos... the operation is when we give 0 as the input after passing through inverter it will convert to 1 and then it is passed to nmos so that it will ON the nmos transistor.... when we give input as 1 after passing through inverter it will give 0 so that...
  7. V

    required modification

    i have replaced those two with a pmos transistor for reducing area and improving performance.. will there be any problem i keep that??
  8. V

    required modification

    hii.. i have an cmos inverter and a nmos transistor in series.. i need modification to this to reduce the power even if the transistor count increases... plz help to replace this and keep any device to reduce power.. plz mail me the answer to vnagarjun@yahoo.com

Part and Inventory Search

Back
Top