Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: Metal layer constraining
As my little bit (blind) of knowledge...i will try..to...give...small solution...
u r Macro designed by 5 Layers ....that macro u r placing in core area.....that's..ok...
After u Routing using 1P6M or 1P8M....that will be Routing on that specific Macro area ..it's...
Dear all,
if any wrong on diff -poly...one sode is diff+metal1,second side is diff+metal2..means...ex..source is m1,drain is m2 at critical net connection time??
Thanks ®ards...
Dear fnds...one small doubt abt Delay parameters...can any one pls give anwsr...
Qtn: Gate delay (FO = 2, 2NAND, I = 0, L = 0)
In there what's the meaning of L & I...
Adv Thanks & Regards.......
Delay.....
Dear fnds...one small doubt abt Delay parameters...can any one pls give anwsr...
Qtn: Gate delay (FO = 2, 2NAND, I = 0, L = 0)
In there what's the meaning of L & I...
Adv Thanks & Regards.......
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
