Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
synthesize translation mapping
Hi,
What is synthesis process actually doing in Xilinx ISE?I am using xilinx ISE and as per my understanding, synthesis is a process where we do translation, mapping and optimization to get a netlist. But why r we doing again translation and mapping in the...
Thanks for the reply.
Sir, i am a student doing my final year project, and i am implementing viterbi decoder in ASIC.
The data in RAM and other registers is in '0' state when reset.
The address to the RAM is been generated from the block called TBU which has the problem of x-state (therefore...
Hello everyone,
I have some problem in my gate level netlist simulation. My RTL code simulation is working fine but gate level simulation is not working(getting XXX state). But the design successfully passes the formal verification. Please give me some solution.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.