Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by vkshenoy

  1. V

    parasitic extraction and global nets gnd/vdd

    Thanks for the reply erikl. so far the only way i could reduce those ground resistances was to introduce multiple ground pins, i will need to provide ground pads for each pin. Some ground paths are just way long, and i can not avoid them, using wider metal layer only helped to a certain extent...
  2. V

    parasitic extraction and global nets gnd/vdd

    I am designing an LNA, which has a large layout. I am forced to run long ground/Vdd lines around the circuit to connect to the Bulks/Nwells of different instances. While extracting, i have the option of skipping parasitic extraction on Global nets ground/Vdd, giving me close to expected...
  3. V

    help with a strange problem in cadence

    can you show what error message it shows?
  4. V

    What's the fab design kit you prefere ?

    IBM from mosis
  5. V

    90nm CMOS transistor model parameters

    cmos 90nm transistors may you could get something from the predictive technology models **broken link removed**
  6. V

    cmos10lpe - how can i correct ERC errors ?

    cmos10lpe what is last metal? Metal1 or top most?
  7. V

    How to deal with the layout of a circuit with large current?

    each metal layer has a current density capacity (current per one micron width) mentioned in one of the documents of the process. The thicker metals (thickness is not the same as width) on the top can carry more current for the same width. Use multiple (parallel) metal layers to add the capacity...
  8. V

    assura extraction auLvs

    how assura checks for qrc? I have this exact problem. I am able to extract passives with Assura QRC correctly. But transistors has that problem: the source/ drain area are calculated for the default pcell startup W/L parameters for the pdk. hence all parasitics are extracted incorrectly. I...
  9. V

    Which Linux Distros does ADS 2008 successfully install on?

    ads2008 ubuntu I have successfully tried ADS 2008 only on RHEL 4.4 WS, as it is officially supported. I wanted to know if anybody got it working on other non-supported linux distributions? RHEL 5 WS? RHEL 5 AS? Ubuntu 8.04?
  10. V

    oscilloscope in ADS Ptolemy

    do you mean want to see the signal in time domain? wont TimedSink block be enough for that?
  11. V

    URGENT: Help needed in cosimulation in ADS

    i'm not sure, but i think the time steps need to be exactly same in both dsp and analog/rf
  12. V

    Who is your idole in Analog Design?

    Ali M. Niknejad, UCB
  13. V

    finding lambda of nMOS 0.18u

    nmos lambda equation hey bhav, your method is theoretically correct, and good for previous technologies. but Lambda is not a constant in sub-micron technologies like 0.18um. so you can't determine it using ratios. mzhanghong's idea is better because it finds the lambda for that particular bias...
  14. V

    VPItransmissionMaker for thesis

    download vpitransmissionmaker VPI transmissionMaker is for simulation of optical systems, photonics. I am using a licensed version in my univ. not sure of any free version.
See more

Part and Inventory Search

Back
Top