Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by viyaaloth

  1. V

    BRAM is physical memory or virtual memory

    Dear All, Could you please tell me Whether BRAM is Virtual memory or physical memory ??
  2. V

    axi4-stream inetrface

    Hi All, I am planning to use AXI4-Stream interface as a standard interface for inter IP communication(between two IPs) with in FPGA. one IP is ADC IP which forwards samples from ADC IC to DAQ IP. second IP is DAQ IP(data acquisition IP) which gathers all samples from ADC IP. Transaction is...
  3. V

    Difference between FIFO and buffer

    Hi All, Could anyone please clarify my doubt. What is the difference between FIFO and Buffer in terms of hardware design Regards, Viya
  4. V

    frequency divider using counter

    Hi ALL, I need a clarification regarding frequency divider using counter. Usually, If a counter with N bits, it will divide the frequency by 2^N. reg [19:0] counter; always@(posedge clk) // clock frequency is 100MHZ begin if(!reset_n) counter <= 0; else...
  5. V

    Difference between sampling rate and conversion time

    Hi All, I am confused with sampling rate and conversion time. What is the difference between them in data acquisition system? Could anybody please give me hint on this. Regards, Viyaaloth
  6. V

    parallel interface for data transferring

    Hi Dpaul, Thanks for your suggestion. If i am trying to build my own parallel interface, what are all the things that i need to concentrate. I used only available standard interfaces. while creating my own interface, whether it is needed to compliant to any standard protocol available in...
  7. V

    Standard interface for DAQ IP

    Okay. Let me ask you two more question. Is it applicable to create my own parallel interface?. If it possible, then this interface needs to be compatible with any ADC IP that I will create(4-bit ADC, 12-bit ADC etc...). How can I ensure that it is compatible to all ADC IPs.? If i could use...
  8. V

    parallel interface for data transferring

    Dear All, Could you please suggest some simple parallel interfaces that can be used for data transfer between two inter IP with in FPGA (in terms of hardware design). Regards, Viya
  9. V

    Standard interface for DAQ IP

    Synchronization logic for DAQ Dear All, Can anyone tell me what is the role of synchronization in data acquisition IP in terms of hardware design. Whether synchronization is a mandatory for DAQ IP? Regards, Viyaaloth
  10. V

    Standard interface for DAQ IP

    Re: Generic interface for DAQ IP still it is in initial stage. Any of the IP's architecture is not yet conformed. I am doing a research on that. what is the suggestion on AXI streaming interface ??.. or Can you suggest any simple parallel interface in which data width can be parameterized. So...
  11. V

    Ping pong buffer for DAQ IP

    Hi All, Can anyone tell me about the concept of ping-pong buffer. Whether its a circular buffers including minimum of two buffers? How it is working..? I am planing to include ping pong buffer in my DAQ IP design. its acquires samples from ADC. Regards, Viyaaloth
  12. V

    Time stamps to each data samples

    Time indicates sampling interval or at what time the sample is captured?
  13. V

    Standard interface for DAQ IP

    Generic interface for DAQ IP Dear All, I am developing a design which includes two IPs. One is ADC specific IP which will acquire a single sample and returns to the second IP that is DAQ IP. So I need a generic interface between these two IPs for inter IP communication within FPGA. I am...
  14. V

    Time stamps to each data samples

    Dear All, can anyone tell me about the concept of time stamping.. How can I attach time stamping to each samples from ADC which is stored in a data buffer.? Regards, Viyaaloth
  15. V

    Standard interface for DAQ IP

    Hi Andre_teprom, Yes. It is using master-slave communication and half-duplex. How it is possible for inter-IP communication. Avalon interface from Altera will be a solution.? whether I can use AXI Stream interface.? - - - Updated - - - Hi FvM, Could you please suggest me some standard...
See more

Part and Inventory Search

Back
Top