Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
in which of the following double synchronization is not possible,when two clocks clkA and clkB are used
where
clkA - source clock
clkB- destination clock
1.clk A has greater freq than clk B
2.clk A has less freq than clk B
3.clk A has double freq than clk B
4.both have same freq but they are...
which of the following is true regarding metastability:
1.depends on setup violation
2.depends on hold violation
3.can be seen as increase in clock to q delay
4. none of these.
please tell me the ans
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
