Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by viv_edaboard

  1. V

    Error:While using component in the VHDL

    Hi, in my vhdl code i am using structural modelling style but i got error "Positional association cannot follow named association".. i have referred stuff on that so from tht it's seems something wrong with "argument to be passed"..anybody faced this kinda problem before or know about...
  2. V

    Operating region for nMOS and pMOS

    Hello, i m getting difficulty in realizing that,How operating region of nMOS and pMOS is decided based on output voltage levels ? like for nMOS vout<vdd+vt then it's saturation ans so on..

Part and Inventory Search

Back
Top