Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by viswanathuggu

  1. V

    Filler cell effect on timing?

    thanks for your reply yadav,will u plese consider this query " i took one testcase in 65nm, for that block after adding filler cells i noticed that there is improvement in timing ,at this stage i am not done any change except adding filler cells what will be the reason for improvement in timing?"
  2. V

    Filler cell effect on timing?

    by adding Filler cells in core area how timing will effect? which capacitance will come into picture?

Part and Inventory Search

Back
Top