Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
@MarkPh and @niciki thanks for the suggestion. what plugin are you using for vhdl/verilog for VScode. I see a lot of plugins available, wondering which one I should select.
Is there a way to let the notepad++ editor open inside modelsim as a docked window? Right now a new window opens up and I prefer the codes open inside modelsim as the default editor does.
Re: system verilog error in modelsim with enum types.
I used the following line for this:
import enum_types::enum_t;
Yes. I tried that too. But then I get these types of errors.
** Error: D:/test.sv(46): (vlog-2730) Undefined variable: 'c'.
I have some statements inside the code, where I...
I have a design which looks like this:
typedef enum { a,b,c d, e} enum_t;
module test
(
output enum_t test_op,
input xx,
input clk
);
I have a testbench code too where I instantiate module test.
module tb_test();
logic clk,xx;
enum_t test_op;
My question is how do I make the...
If you want to have delay in vhdl without "wait" statement, see this post.
https://vhdlguru.blogspot.in/2011/07/delay-in-vhdl-without-using-wait-for.html
Another way to implement wait statement for is, by implementing a RAM based shift register. The length of RAM should be equal to (REQUIRED...
The only reduction I see is,
y1= 1.5f*y0 - x*y0*y0*y0 = y0* (1.5f - x*y0*y0)
Just reduces one extra multiplication. Still its too much for a single clock cycle.
run a for loop to add all the bits.
But if you want a synthesisable design, a for loop will not work. In that case you have to do one addition per clock cycle. and you get the result after 256 clock cycles.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.