Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by vinothkumar41

  1. V

    Decap Cells & Filler cells

    What are all the inputs required to calculate the IR drop? What is the difference the static & dynamic IR drop? We have to give the vcd file as input to calculate the drop? Is it right? Please correct if Iam wrong..
  2. V

    Clock_skew - reqiestfor resources

    Clock_skew Can u please help me how can we write scripting for clock skew for each path in our design?
  3. V

    How to write verilog code for calculation of clock frequency

    Re: clock_frequency Thanks for clearing my doubt... reagrds, vinoth
  4. V

    How to write verilog code for calculation of clock frequency

    clock_frequency How to write verilog code for calculation of clock frequency?
See more

Part and Inventory Search

Back
Top