Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
encryption of system verilog code in VCS simulator
hi, I am trying to encrypt my SV code in VCS simulator, by using +protect command in which codes enclosed in `protect and `endprotect macros are protected and change encrypted file extension to .svp from sv.
but in my code unencrypted .sv...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
