Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
metal density in a chip
This is the main reason for the dummy metal fill:
Chemical mechanical polishing (CMP) has been used in recent years to planarize interlayer dielectrics. CMP processes are sensitive to layout patterns and this can cause certain regions on chip to have thicker dielectric...
The first and formost thing u need to have more gate contact to the input diff pairThis will redice ur gate resistance.cover ur entire gate with gate contacts.
AS usual provide dummis on both sides of the diff pair and current mirrors.
If this is design is in 90nm or below its better to have all...
Re: ELECTROMIGRATION
its just sipmly gradual wareout of the metal due to constat flow of high DC currents if there is not enough width of metal to carry that current. Electromigration will create the hilllocks(shorts) and voids(opens)
psub2 layer
when u have multiple grounds in ur design,while running the LVS u need to seperate the grounds using the psub2 layer. ie if u have 2 grounds say gnda and gndd u need to cover either the gnda or gndd using the psub2 layer. also this ajust an LVS layer not a mask or derived layer. but...
contact resistance is much more compared to the vias as the contact is mixture of the semiconductor and metal where as the vias is just mixture of teh metals.
salicid is a special layer cquoting to reduce the resistance.
waffle layout in ic layout
in the waffel structure u cannot guarentee the width the of the edge fingers.this is the main disadvantage of the waffel structure
Re: Deep N well
Deep n-well is for the isolation. Guard rings can protect the horizantal currents but can not protect the vertical currents(which can travel deep in to the substrate and can couplr to the nearby sensitive circuits). So deep N-well can prevent vertical currents generated by the...
lod sti
You can call this effect also STI (shallo trench isolation effect).
Due to this the current in the NMOS and PMOS transistors got effected. To avoide this effect in layout you have to avoide shearing the active regions for the matched pairs like current mirrors ,diff pairs... in...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
